## MOS INTEGRATED CIRCUIT <br> $\mu$ PD4632312A-X

## 32M-BIT CMOS MOBILE SPECIFIED RAM <br> 2M-WORD BY 16-BIT <br> EXTENDED TEMPERATURE OPERATION

## Description

The $\mu$ PD4632312A-X is a high speed, low power, $33,554,432$ bits ( $2,097,152$ words by 16 bits) CMOS Mobile Specified RAM featuring Low Power Static RAM compatible function and pin configuration.

The $\mu$ PD4632312A-X is fabricated with advanced CMOS technology using one-transistor memory cell.
The $\mu$ PD4632312A-X is packed in 48-pin TAPE FBGA.

## Features

- 2,097,152 words by 16 bits organization
- Fast access time: 60, 65, 75, 85 ns (MAX.)
- Fast page access time: 18, 25, 30 ns (MAX.)
- Byte data control: /LB (I/O0 to I/O7), /UB (I/O8 to I/O15)
- Low voltage operation: 2.7 to 3.1 V (-B60X, -B65X)

$$
2.7 \text { to } 3.1 \text { V (Chip), } 1.65 \text { to } 2.1 \mathrm{~V} \text { (I/O) (-BE75X, -BE85X) }
$$

- Operating ambient temperature: $\mathrm{T}_{\mathrm{A}}=-25$ to $+85^{\circ} \mathrm{C}$
- Output Enable input for easy application
- Chip Enable input: /CS pin
- Standby Mode input: MODE pin
- Standby Mode1: Normal standby (Memory cell data hold valid)
- Standby Mode2: Density of memory cell data hold is variable

| $\mu \mathrm{PD} 4632312 \mathrm{~A}$ | Access time ns (MAX.) | Operating supply <br> voltage <br> V |  | Operating ambient temperature ${ }^{\circ} \mathrm{C}$ | Supply current |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | At operating mA (MAX.) | At standby $\mu \mathrm{A}$ (MAX.) |  |  |  |  |
|  |  |  |  | Density of data hold |
|  |  | Chip | I/O |  | 32 M bits | 16M bits | 8M bits | 4M bits | OM bit |
| -B60X ${ }^{\text {Note },}$, B65X | 60, 65 | 2.7 to 3.1 | - |  | -25 to +85 | 50 | 100 | 70 | 60 | 50 | 30 |
| -BE75X ${ }^{\text {Note }}$, -BE85X ${ }^{\text {Note }}$ | 75, 85 | 2.7 to 3.1 | 1.65 to 2.1 | 45 |  |  |  |  |  |  |

Note Under development

## Ordering Information

| Part number | Package | Access time ns (MAX.) | Operating supply voltage V |  | Operating temperature <br> ${ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Chip | I/O |  |
| $\mu \mathrm{PD} 4632312 \mathrm{AF} 9-\mathrm{B60X}-\mathrm{BC} 2{ }^{\text {Note }}$ | 48-pin TAPE FBGA (8x6) | 60 | 2.7 to 3.1 | - | -25 to +85 |
| $\mu \mathrm{PD} 4632312 \mathrm{AF9}$-B65X-BC2 |  | 65 |  |  |  |
| $\mu \mathrm{PD} 4632312 \mathrm{AF} 9-\mathrm{BE} 75 \mathrm{X}-\mathrm{BC} 2{ }^{\text {Note }}$ |  | 75 | 2.7 to 3.1 | 1.65 to 2.1 |  |
| $\mu$ PD4632312AF9-BE85X-BC2 ${ }^{\text {Note }}$ |  | 85 |  |  |  |

Note Under development

## Pin Configurations

/xxx indicates active low signal.
48-pin TAPE FBGA (8 x 6)
[ $\mu$ PD4632312AF9-B60X-BC2]
[ $\mu$ PD4632312AF9-B65X-BC2 ]

Top View


123456

Bottom View


|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | /LB | /OE | A0 | A1 | A2 | MODE |
| B | I/O8 | /UB | A3 | A4 | /CS | I/O0 |
| C | I/O9 | I/O10 | A5 | A6 | I/O1 | I/O2 |
| D | GND | I/O11 | A17 | A7 | I/O3 | Vcc |
| E | Vcc | I/O12 | NC | A16 | I/O4 | GND |
| F | I/O14 | I/O13 | A14 | A15 | I/O5 | I/O6 |
| G | I/O15 | A19 | A12 | A13 | IWE | I/O7 |
| H | A18 | A8 | A9 | A10 | A11 | A20 |


| A0 to A20 | : Address inputs |
| :--- | :--- |
| I/O0 to I/O15 | : Data inputs / outputs |
| /CS | : Chip select |
| MODE | : Standby mode |
| IWE | : Write enable |


|  | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | MODE | A2 | A1 | A0 | /OE | /LB |
| B | I/O0 | /CS | A4 | A3 | /UB | I/O8 |
| C | I/O2 | I/O1 | A6 | A5 | I/O10 | I/O9 |
| D | Vcc | I/O3 | A7 | A17 | I/O11 | GND |
| E | GND | I/O4 | A16 | NC | I/O12 | Vcc |
| F | I/O6 | I/O5 | A15 | A14 | I/O13 | I/O14 |
| G | I/O7 | NWE | A13 | A12 | A19 | I/O15 |
| H | A20 | A11 | A10 | A9 | A8 | A18 |

IOE : Output enable
/LB, /UB : Byte data select
Vcc : Power supply
GND : Ground
NC Note : No connection

Note Some signals can be applied because this pin is not internally connected.

Remark Refer to Package Drawing for the index mark.

## 48-pin TAPE FBGA (8 x 6)

[ $\mu$ PD4632312AF9-BE75X-BC2 ] [ $\mu$ PD4632312AF9-BE85X-BC2 ]

Top View


|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | /LB | /OE | A0 | A1 | A2 | MODE |
| B | I/O8 | /UB | A3 | A4 | /CS | I/O0 |
| C | I/O9 | I/O10 | A5 | A6 | I/O1 | I/O2 |
| D | GND | I/O11 | A17 | A7 | I/O3 | Vcc |
| E | VccQ | I/O12 | NC | A16 | I/O4 | GND |
| F | I/O14 | I/O13 | A14 | A15 | I/O5 | I/O6 |
| G | I/O15 | A19 | A12 | A13 | IWE | I/O7 |
| H | A18 | A8 | A9 | A10 | A11 | A20 |


|  | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | MODE | A2 | A1 | A0 | /OE | $/ \mathrm{LB}$ |
| B | I/O0 | /CS | A4 | A3 | /UB | I/O8 |
| C | I/O2 | I/O1 | A6 | A5 | I/O10 | I/O9 |
| D | Vcc | I/O3 | A7 | A17 | I/O11 | GND |
| E | GND | I/O4 | A16 | NC | I/O12 | VccQ |
| F | I/O6 | I/O5 | A15 | A14 | I/O13 | I/O14 |
| G | I/O7 | IWE | A13 | A12 | A19 | I/O15 |
| H | A20 | A11 | A10 | A9 | A8 | A18 |


| A0 to A20 | : Address inputs |
| :--- | :--- |
| I/O0 to I/O15 | : Data inputs / out |
| /CS | : Chip Select |
| MODE | : Standby mode |
| IWE | : Write enable |


| /OE | : Output enable |
| :--- | :--- |
| /LB, /UB | : Byte data select |
| Vcc | : Power supply |
| VccQ | : Input / Output power supply |
| GND | : Ground |
| NC Note | : No connection |

Note Some signals can be applied because this pin is not internally connected.

Remark Refer to Package Drawing for the index mark.

## Block Diagram



Remark VccQ is the input / output power supply for -BE75X and -BE85X.

## Truth Table

| /CS | MODE | /OE | /WE | /LB | /UB | Mode | I/O |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | I/O0 to I/O7 | I/O8 to I/O15 |  |
| H | H | $\times$ | $\times$ | $\times$ | $\times$ | Not selected (Standby Mode 1) | High-Z | High-Z | IsB1 |
| $\times$ | H | $\times$ | $\times$ | H | H | Not selected (Standby Mode 1) | High-Z | High-Z |  |
| $\times$ | L | $\times$ | $\times$ | $\times$ | $\times$ | Not selected (Standby Mode 2) Note | High-Z | High-Z | Isb2 |
| L | H | H | H | $\times$ | $\times$ | Output disable | High-Z | High-Z | Icca |
|  |  | L | H | L | L | Word read | Dout | Dout |  |
|  |  |  |  | L | H | Lower byte read | Dout | High-Z |  |
|  |  |  |  | H | L | Upper byte read | High-Z | Dout |  |
|  |  | H | L | L | L | Word write | Din | Din |  |
|  |  |  |  | L | H | Lower byte write | Din | High-Z |  |
|  |  |  |  | H | L | Upper byte write | High-Z | Din |  |

Note MODE pin must be fixed to high level except Standby Mode 2. (refer to 2.3 Standby Mode Status Transition).

Remark $\times$ : VIH or $\mathrm{VIL}_{\text {IL }}$ H: $\mathrm{V}_{\mathrm{IH}}$, L: VIL

## CONTENTS

1. Initialization ..... 8
2. Partial Refresh ..... 9
2.1 Standby Mode .....  9
2.2 Density Switching ..... 9
2.3 Standby Mode Status Transition .....  9
2.4 Addresses for Which Partial Refresh Is Supported ..... 10
3. Page Read Operation ..... 11
3.1 Features of Page Read Operation ..... 11
3.2 Page Length ..... 11
3.3 Page-Corresponding Addresses ..... 11
3.4 Page Start Address ..... 11
3.5 Page Direction ..... 11
3.6 Interrupt during Page Read Operation ..... 11
3.7 When page read is not used ..... 11
4. Mode Register Settings ..... 12
4.1 Mode Register Setting Method ..... 12
4.2 Cautions for Setting Mode Register ..... 13
5. Electrical Specifications ..... 14
6. Timing Charts ..... 19
7. Package Drawing ..... 29
8. Recommended Soldering Conditions ..... 30
9. Revision History ..... 31

## 1. Initialization

Initialize the $\mu$ PD4632312A-X at power application using the following sequence to stabilize internal circuits.
(1) Following power application, make MODE high level after fixing MODE to low level for the period of tvнмн. Make /CS high level before making MODE high level.
(2) /CS and MODE are fixed to high level for the period of $\mathrm{tmнсL}$.

Normal operation is possible after the completion of initialization.

Figure1-1. Initialization Timing Chart


Cautions 1. Make MODE low level when starting the power supply.
2. tvнмн is specified from when the power supply voltage reaches the prescribed minimum value (Vcc (MIN.)).

Initialization Timing

| Parameter | Symbol | MIN. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Power application to MODE low level hold | tvHмн | 50 |  | $\mu \mathrm{~s}$ |
| /CS high level to MODE high level | tchMH | 0 | ns |  |
| Following power application MODE high level hold to /CS low level | tmHCL | 200 |  |  |

## 2. Partial Refresh

### 2.1 Standby Mode

In addition to the regular standby mode (Standby Mode 1) with a 32M bits density, Standby Mode 2, which performs partial refresh, is also provided.

### 2.2 Density Switching

In Standby Mode 2, the densities that can be selected for performing refresh are 16 M bits, 8 M bits, 4 M bits, and 0 M bit. The density for performing refresh can be set with the mode register. Once the refresh density has been set in the mode register, these settings are retained until they are set again, while applying the power supply. However, the mode register setting will become undefined if the power is turned off, so set the mode register again after power application. (For how to perform mode register settings, refer to section 4. Mode Register Settings.)

### 2.3 Standby Mode Status Transition

In Standby Mode 1, MODE and /CS are high level, or MODE, /LB and /UB are high level. In Standby Mode 2, MODE is low level. In Standby Mode 2, if OM bit is set as the density, it is necessary to perform initialization the same way as after applying power, in order to return to normal operation from Standby Mode 2. When the density has been set to 16M bits, 8M bits, or 4M bits in Standby Mode 2, it is not necessary to perform initialization to return to normal operation from Standby Mode 2.
For the timing charts, refer to Figure 6-14. Standby Mode 2 (data hold: 16M bits / 8M bits / 4M bits) Entry / Exit Timing Chart, Figure 6-15. Standby Mode 2 (data not held) Entry / Exit Timing Chart.

Figure 2-1. Standby Mode State Machine

2.4 Addresses for Which Partial Refresh Is Supported

| Data hold density | Correspondence address |
| :--- | :---: |
| 16 M bits | 000000 H to 0 FFFFFH |
| 8 M bits | 000000 H to 07 FFFFH |
| 4 M bits | 000000 H to $03 F F F F H$ |

## 3. Page Read Operation

### 3.1 Features of Page Read Operation

| Features | 8 Words Mode |
| :--- | :---: |
| Page length | 8 words |
| Page read-corresponding addresses | A2, A1, A0 |
| Page read start address | Don't care |
| Page direction | Don't care |
| Interrupt during page read operation | Enabled Note |

Note An interrupt is output when $/ C S=H$ or in case A3 or a higher address changes.

### 3.2 Page Length

8 words is supported as the page lengths.

### 3.3 Page-Corresponding Addresses

The page read-enabled addresses are A2, A1, and A0. Fix addresses other than A2, A1, and A0 during page read operation.

### 3.4 Page Start Address

Since random page read is supported, any address (A2, A1, A0) can be used as the page read start address.

### 3.5 Page Direction

Since random page read is possible, there is not restriction on the page direction.

### 3.6 Interrupt during Page Read Operation

When generating an interrupt during page read, either make /CS high level or change A3 and higher addresses.

### 3.7 When page read is not used

Since random page read is supported, even when not using page read, random access is possible as usual.

## 4. Mode Register Settings

The partial refresh density can be set using the mode register. Since the initial value of the mode register at power application is undefined, be sure to set the mode register after initialization at power application. When setting the density of partial refresh, data before entering the partial refresh mode is not guaranteed. (This is the same for resetup.) However, since partial refresh mode is not entered unless MODE $=L$ when partial refresh is not used, it is not necessary to set the mode register. Moreover, when using page read without using partial refresh, it is not necessary to set the mode register.

### 4.1 Mode Register Setting Method

The mode register setting mode can be entered by successively writing two specific data after two continuous reads of the highest address (1FFFFFH). The mode register setting is a continuous four-cycle operation (two read cycles and two write cycles).

Commands are written to the command register. The command register is used to latch the addresses and data required for executing commands, and it does not have an exclusive memory area.

For the timing chart and flow chart, refer to Figure 6-12. Mode Register Setting Timing Chart, Figure 6-13. Mode

## Register Setting Flow Chart

Table 4-1. shows the commands and command sequences.

Table 4-1. Command sequence

| Command sequence | 1st bus cycle (Read cycle) |  | 2nd bus cycle (Read cycle) |  | 3rd bus cycle (Write cycle) |  | 4th bus cycle (Write cycle) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Partial refresh density | Address | Data | Address | Data | Address | Data | Address | Data |
| 16M bits | 1FFFFFFH | - | 1FFFFFH | - | 1FFFFFFH | OOH | 1FFFFFFH | 04H |
| 8 M bits | 1FFFFFH | - | 1FFFFFFH | - | 1FFFFFFH | OOH | 1FFFFFFH | 05H |
| 4M bits | 1FFFFFH | - | 1FFFFFH | - | 1FFFFFFH | OOH | 1FFFFFFH | 06H |
| OM bit | 1FFFFFFH | - | 1FFFFFFH | - | 1FFFFFFH | OOH | 1FFFFFFH | 07H |

4th bus cycle (Write cycle)

| I/O | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode Register setting | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PL | PD |  |


| Page length | 1 |  | 8 words |
| :---: | :---: | :---: | :---: |
| Partial refresh <br> density | $1 / O 1$ | $\mathrm{I} / \mathrm{O} 0$ | Density |
|  | 0 | 0 | 16 M bits |
|  | 0 | 1 | 8 M bits |
|  | 1 | 0 | 4 M bits |
|  | 1 | 1 | 0 M bit |

### 4.2 Cautions for Setting Mode Register

Since, for the mode register setting, the internal counter status is judged by toggling /CS and /OE, toggle /CS at every cycle during entry (read cycle twice, write cycle twice), and toggle /OE like /CS at the first and second read cycles.
If incorrect addresses or data are written, or if addresses or data are written in the incorrect order, the setting of the mode register are not performed correctly.
When the highest address (1FFFFFH) is read consecutively three or more times, the mode register setting entries are cancelled.
Once the refresh density has been set in the mode register, these settings are retained until they are set again, while applying the power supply. However, the mode register setting will become undefined if the power is turned off, so set the mode register again after power application.
For the timing chart and flow chart, refer to Figure 6-12. Mode Register Setting Timing Chart, Figure 6-13. Mode Register Setting Flow Chart.

## 5. Electrical Specifications

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -B60X, -B65X | -BE75X, -BE85X |  |
| Supply voltage | Vcc |  | $-0.5^{\text {Note }}$ to +4.0 | $-0.5^{\text {Note }}$ to +4.0 | V |
| Input / Output supply voltage | VccQ |  | - | $-0.5{ }^{\text {Note }}$ to +4.0 | V |
| Input / Output voltage | $\mathrm{V}_{T}$ |  | $-0.5^{\text {Note }}$ to Vcc + 0.4 (4.0 V MAX.) | $-0.5^{\text {Note }}$ to VccQ + 0.4 (4.0 V MAX.) | V |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}$ |  | -25 to +85 | -25 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -55 to +125 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Note -1.0 V (MIN.) (Pulse width: 30 ns )

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | -B60X, -B65X |  | -BE75X, -BE85X |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| Supply voltage | Vcc |  | 2.7 | 3.1 | 2.7 | 3.1 | V |
| Input / Output supply voltage | VccQ |  | - | - | 1.65 | 2.1 | V |
| High level input voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 0.8 Vcc | $\mathrm{Vcc}+0.3$ | 0.8 VccQ | VccQ+0.3 | V |
| Low level input voltage | VIL |  | $-0.3{ }^{\text {Note }}$ | 0.2 Vcc | $-0.3{ }^{\text {Note }}$ | 0.2 VccQ | V |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}$ |  | -25 | +85 | -25 | +85 | ${ }^{\circ} \mathrm{C}$ |

Note -0.5 V (MIN.) (Pulse width: 30 ns )

Capacitance ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ )

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Input capacitance | $\mathrm{C}_{\mathbb{N}}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  |  | 8 | pF |
| Input / Output capacitance | $\mathrm{C}_{10}$ | $\mathrm{~V}_{\sqrt{\prime}}=0 \mathrm{~V}$ |  |  | 10 | pF |

Remarks 1. Vin: Input voltage, V/ıo: Input / Output voltage
2. These parameters are not $100 \%$ tested.

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

| Parameter | Symbol | Test condition | Density of data hold | -B60X, -B65X |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. | MAX. |  |
| Input leakage current | ILI | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to Vcc |  | -1.0 |  | +1.0 | $\mu \mathrm{A}$ |
| I/O leakage current | ILo | $\begin{aligned} & \mathrm{V}_{\text {IO }}=0 \mathrm{~V} \text { to } \mathrm{Vcc} / \mathrm{CS}=\mathrm{V}_{\mathrm{IH}} \text { or } \\ & / \mathrm{WE}=\mathrm{V}_{\mathrm{IL}} \text { or } / \mathrm{OE}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | -1.0 |  | +1.0 | $\mu \mathrm{A}$ |
| Operating supply current | Icca | $/ \mathrm{CS}=\mathrm{VIL}$, Minimum cycle time, $\mathrm{l} / \mathrm{o}$ = $=0 \mathrm{~mA}$ |  |  |  | 50 | mA |
| Standby supply current | IsB1 | $/ \mathrm{CS} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$, MODE $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | 32M bits |  |  | 100 | $\mu \mathrm{A}$ |
|  | IsB2 | $/ \mathrm{CS} \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \mathrm{MODE} \leq 0.2 \mathrm{~V}$ | 16M bits |  |  | 70 |  |
|  |  |  | 8M bits |  |  | 60 |  |
|  |  |  | 4M bits |  |  | 50 |  |
|  |  |  | OM bit |  |  | 30 |  |
| High level output voltage | Vон | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ |  | 0.8 Vcc |  |  | V |
| Low level output voltage | Vol | $\mathrm{loL}=1 \mathrm{~mA}$ |  |  |  | 0.2 Vcc | V |

Remark VIn: Input voltage, V/Io: Input / Output voltage

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)

| Parameter | Symbol | Test condition | Density of data hold | -BE75X, -BE85X |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. | MAX. |  |
| Input leakage current | ILI | V in $=0 \mathrm{~V}$ to VccQ |  | -1.0 |  | +1.0 | $\mu \mathrm{A}$ |
| I/O leakage current | ILo | $\begin{aligned} & V_{\text {IO }}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{Cc}} \mathrm{Q}, / \mathrm{CS}=\mathrm{V}_{\mathrm{IH}} \text { or } \\ & / \mathrm{WE}=\mathrm{V}_{\mathrm{IL}} \text { or } / \mathrm{OE}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | -1.0 |  | +1.0 | $\mu \mathrm{A}$ |
| Operating supply current | Icca | $/ \mathrm{CS}=\mathrm{V}$ IL, Minimum cycle time, $\mathrm{l}_{1} / \mathrm{O}=0 \mathrm{~mA}$ |  |  |  | 45 | mA |
| Standby supply current | IsB1 | $/ \mathrm{CS} \geq \mathrm{VccQ}-0.2 \mathrm{~V}, \mathrm{MODE} \geq \mathrm{VccQ}-0.2 \mathrm{~V}$ | 32M bits |  |  | 100 | $\mu \mathrm{A}$ |
|  | IsB2 | $/ \mathrm{CS} \geq \mathrm{VccQ}^{-0.2 \mathrm{~V}, \mathrm{MODE} \leq 0.2 \mathrm{~V}}$ | 16M bits |  |  | 70 |  |
|  |  |  | 8M bits |  |  | 60 |  |
|  |  |  | 4M bits |  |  | 50 |  |
|  |  |  | OM bit |  |  | 30 |  |
| High level output voltage | Vor | Іон $=-0.5 \mathrm{~mA}$ |  | 0.8 VccQ |  |  | V |
| Low level output voltage | Vol | $\mathrm{loL}=1 \mathrm{~mA}$ |  |  |  | 0.2 VccQ | V |

Remark VIN: Input voltage, VIIO: Input / Output voltage

## AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

## AC Test Conditions

```
[ -B60X, -B65X ]
```

Input Waveform (Rise and Fall Time $\leq 5 \mathbf{n s}$ )


## Output Waveform



## [ -BE75X, -BE85X ] <br> Input Waveform (Rise and Fall Time $\leq 5 \mathrm{~ns}$ )



## Output Waveform



## Output Load

AC characteristics directed with the note should be measured with the output load shown in Figure 5-1, Figure 5-2.

Figure 5-1.
[ -B60X, -B65X ]
CL: 30 pF
5 pF (tclz, tolz, tblz, tchz, tohz, tbhz)


Figure 5-2.
[-BE75X, -BE85X ]
Cı: 30 pF
5 pF (tclz, tolz, tblz, tchz, tohz, tbhz)


Remark $C\llcorner$ includes capacitance of the probe and jig, and stray capacitance.

Read Cycle

| Parameter | Symbol | -B60X |  | -B65X |  | -BE75X |  | -BE85X |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| Read cycle time | trc | 65 |  | 65 |  | 75 |  | 85 |  | ns | 1 |
| Address access time | $t_{\text {AA }}$ |  | 60 |  | 65 |  | 75 |  | 85 | ns |  |
| /CS access time | $\mathrm{t}_{\text {Acs }}$ |  | 63 |  | 65 |  | 75 |  | 85 | ns |  |
| /OE to output valid | toe |  | 45 |  | 45 |  | 50 |  | 55 | ns |  |
| /LB, /UB to output valid | $t_{B A}$ |  | 63 |  | 65 |  | 75 |  | 85 | ns |  |
| Output hold from address change | toн | 5 |  | 5 |  | 5 |  | 5 |  | ns |  |
| Page read cycle time | tprc | 18 |  | 18 |  | 25 |  | 30 |  | ns |  |
| Page access time | tpaA |  | 18 |  | 18 |  | 25 |  | 30 | ns |  |
| /CS to output in low impedance | tcLz | 10 |  | 10 |  | 10 |  | 10 |  | ns | 2 |
| /OE to output in low impedance | tolz | 5 |  | 5 |  | 5 |  | 5 |  | ns |  |
| /LB, /UB to output in low impedance | tblz | 5 |  | 5 |  | 5 |  | 5 |  | ns |  |
| /CS to output in high impedance | tchz |  | 25 |  | 25 |  | 25 |  | 25 | ns |  |
| /OE to output in high impedance | tohz |  | 25 |  | 25 |  | 25 |  | 25 | ns |  |
| /LB, /UB to output in high impedance | tbhz |  | 25 |  | 25 |  | 25 |  | 25 | ns |  |
| Address set to /OE low level | $\mathrm{taso}^{\text {a }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| /OE high level to address hold | Тонан | -5 |  | -5 |  | -5 |  | -5 |  | ns |  |
| /CS high level to address hold | tснан | 0 |  | 0 |  | 0 |  | 0 |  | ns | 3 |
| /LB, /UB high level to address hold | tвhaн | 0 |  | 0 |  | 0 |  | 0 |  | ns | 3, 4 |
| /CS low level to /OE low level | tclol | 0 | 10,000 | 0 | 10,000 | 0 | 10,000 | 0 | 10,000 | ns | 5 |
| /OE low level to /CS high level | tolch | 45 |  | 45 |  | 50 |  | 55 |  | ns |  |
| /CS high level pulse width | tcp | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| /LB, /UB high level pulse width | tbp | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| /OE high level pulse width | top | 2 | 10,000 | 2 | 10,000 | 2 | 10,000 | 2 | 10,000 | ns | 5 |

Notes 1. Output load: 30 pF
2. Output load: 5 pF
3. When taso $\geq \mid$ tснан $|$,$| tвнан \mid$, tснан and tвнан (MIN.) are -15 ns .

4. tbhat is specified from when both /LB and /UB become high level.
5. tclol and top (MAX.) are applied while /CS is being hold at low level.

## Write Cycle

| Parameter | Symbol | -B60X |  | -B65X |  | -BE75X |  | -BE85X |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| Write cycle time | twc | 65 |  | 65 |  | 75 |  | 85 |  | ns |  |
| /CS to end of write | tcw | 55 |  | 55 |  | 60 |  | 70 |  | ns |  |
| Address valid to end of write | taw | 55 |  | 55 |  | 60 |  | 70 |  | ns |  |
| /LB, /UB to end of write | tBw | 55 |  | 55 |  | 60 |  | 70 |  | ns |  |
| Write pulse width | twp | 50 |  | 50 |  | 55 |  | 60 |  | ns |  |
| Write recovery time | twr | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| /CS pulse width | tcp | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| /LB, /UB high level pulse width | tBP | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| /WE high level pulse width | twhp | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| Address setup time | $\mathrm{t}_{\mathrm{AS}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| /OE high level to address hold | Тонан | -5 |  | -5 |  | -5 |  | -5 |  | ns |  |
| /CS high level to address hold | tchah | 0 |  | 0 |  | 0 |  | 0 |  | ns | 1 |
| /LB, /UB high level to address hold | tвhah | 0 |  | 0 |  | 0 |  | 0 |  | ns | 1, 2 |
| Data valid to end of write | tow | 30 |  | 30 |  | 35 |  | 35 |  | ns |  |
| Data hold time | $t_{\text {DH }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| /OE high level to /WE set | toes | 0 | 10,000 | 0 | 10,000 | 0 | 10,000 | 0 | 10,000 | ns | 3 |
| /WE high level to /OE set | toen | 10 | 10,000 | 10 | 10,000 | 10 | 10,000 | 10 | 10,000 | ns |  |

Notes 1. When tas $\geq \mid$ tснан $|$,$| tвнан | and tcp \geq 18 \mathrm{~ns}$, tснан and tвнан (MIN.) are -15 ns .

2. tвhaн is specified from when both /LB and /UB become high level.
3. toes and toeн (MAX.) are applied while /CS is being hold at low level.

## 6. Timing Charts

Figure 6-1. Read Cycle Timing Chart 1 (/CS Controlled)


Remark In read cycle, MODE and /WE should be fixed to high level.

Figure 6-2. Read Cycle Timing Chart 2 (/OE Controlled)


Remark In read cycle, MODE and /WE should be fixed to high level.

Figure 6-3. Read Cycle Timing Chart 3 (/CS, /OE Controlled)


Remark In read cycle, MODE and /WE should be fixed to high level.

Figure 6-4. Read Cycle Timing Chart 4 (Address Controlled)


Remark In read cycle, MODE and /WE should be fixed to high level.

Figure 6-5. Read Cycle Timing Chart 5 (/LB, IUB Controlled)


Remark In read cycle, MODE and /WE should be fixed to high level.

Figure 6-6. Page Read Cycle Timing Chart


Remarks 1. In read cycle, MODE and /WE should be fixed to high level.
2. /LB and /UB are low level.

Figure 6-7. Write Cycle Timing Chart 1 (ICS Controlled)


Cautions 1. During address transition, at least one of pins /CS and /WE, or both of /LB and /UB pins should be inactivated.
2. Do not input data to the $I / O$ pins while they are in the output state.
3. In write cycle, MODE and /OE should be fixed to high level.

Remark Write operation is done during the overlap time of a low level /CS, /WE, /LB and/or /UB.

Figure 6-8. Write Cycle Timing Chart 2 (/WE Controlled)


Cautions 1. During address transition, at least one of pins /CS and/WE, or both of /LB and /UB pins should be inactivated.
2. Do not input data to the $I / O$ pins while they are in the output state.
3. In write cycle, MODE and /OE should be fixed to high level.

Remark Write operation is done during the overlap time of a low level/CS, /WE, /LB and/or /UB.

Figure 6-9. Write Cycle Timing Chart 3 (/WE Controlled)


Cautions 1. During address transition, at least one of pins /CS and /WE, or both of /LB and /UB pins should be inactivated.
2. Do not input data to the $I / O$ pins while they are in the output state.
3. In write cycle, MODE and /OE should be fixed to high level.

Remark Write operation is done during the overlap time of a low level /CS, /WE, /LB and/or /UB.

Figure 6-10. Write Cycle Timing Chart 4 (/LB, /UB Controlled)


Cautions 1. During address transition, at least one of pins /CS and /WE, or both of /LB and /UB pins should be inactivated.
2. Do not input data to the I/O pins while they are in the output state.
3. In write cycle, MODE and /OE should be fixed to high level.

Remark Write operation is done during the overlap time of a low level /CS, /WE, /LB and/or /UB.

Figure 6-11. Write Cycle Timing Chart 5 (/LB, /UB Independent Controlled)


Cautions 1. During address transition, at least one of pins /CS and /WE, or both of /LB and /UB pins should be inactivated.
2. Do not input data to the $I / O$ pins while they are in the output state.
3. In write cycle, MODE and /OE should be fixed to high level.

Remark Write operation is done during the overlap time of a low level /CS, /WE, /LB and/or /UB.

Figure 6-12. Mode Register Setting Timing Chart


Figure 6-13. Mode Register Setting Flow Chart


Note $\mathrm{xxH}=04 \mathrm{H}, 05 \mathrm{H}, 06 \mathrm{H}, 07 \mathrm{H}$

Figure 6-14. Standby Mode 2 (data hold: 16M bits / 8M bits / 4M bits) Entry / Exit Timing Chart


Figure 6-15. Standby Mode 2 (data not held) Entry / Exit Timing Chart


Standby Mode 2 Entry / Exit Timing

| Parameter | Symbol | MIN. | MAX. |  |
| :--- | :---: | :---: | :---: | :---: |
| Standby mode 2 entry <br> /CS high level to MODE low level | tcHML | 0 | Nnit | Note |
| Standby mode 2 exit to normal operation <br> MODE high level to /CS low level | tMHCL1 | 30 |  |  |
| Standby mode 2 exit to normal operation <br> MODE high level to /CS low level | tMHCL2 | 200 | 1 |  |

Notes 1. This is the time it takes to return to normal operation from Standby Mode 2 (data hold: 16 M bits / 8M bits / 4M bits).
2. This is the time it takes to return to normal operation from Standby Mode 2 (data not held).

## 7. Package Drawing

## 48-PIN TAPE FBGA (8x6)



| ITEM | MILLIMETERS |
| :---: | :--- |
| D | $6.0 \pm 0.1$ |
| E | $8.0 \pm 0.1$ |
| w | 0.2 |
| e | 0.75 |
| A | $0.94 \pm 0.10$ |
| A 1 | $0.24 \pm 0.05$ |
| A 2 | 0.70 |
| b | $0.40 \pm 0.05$ |
| x | 0.08 |
| y | 0.1 |
| y 1 | 0.2 |
| ZD | 1.125 |
| ZE | 1.375 |
|  | P48F9-75-BC2 |

## 8. Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the $\mu$ PD4632312A-X.

Type of Surface Mount Device
$\mu$ PD4632312AF9-BC2: 48-pin TAPE FBGA (8 x 6)

## 9. Revision History

| Edition/ <br> Date | Page |  | Type of revision | Location | Description <br> (Previous edition $\rightarrow$ This edition) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | This edition | Previous edition |  |  |  |
| 5th edition/ Jan. 2003 | pp.1, 2 | pp.1, 2 | Addition | Features, Ordering Information | -B60X: The note under development was added. |
|  | pp.1, 15 | pp.1, 15 | Modification | Features, DC Characteristics | Operating supply current (MAX.): $\text { -B65X: } 45 \mathrm{~mA} \rightarrow 50 \mathrm{~mA}$ <br> -BE75X, -BE85X: $40 \mathrm{~mA} \rightarrow 45 \mathrm{~mA}$ <br> Standby supply current (MAX.): <br> Density of data hold 32 M bits: $70 \mu \mathrm{~A} \rightarrow 100 \mu \mathrm{~A}$ <br> 16 M bits: $50 \mu \mathrm{~A} \rightarrow 70 \mu \mathrm{~A}$ <br> 8 M bits: $45 \mu \mathrm{~A} \rightarrow 60 \mu \mathrm{~A}$ <br> 4 M bits: $42 \mu \mathrm{~A} \rightarrow 50 \mu \mathrm{~A}$ <br> OM bit : $10 \mu \mathrm{~A} \rightarrow 30 \mu \mathrm{~A}$ |
|  | p. 17 | p. 17 | Modification | Read Cycle | tolch (MIN.): <br> -BE75X: $45 \mathrm{~ns} \rightarrow 50 \mathrm{~ns}$ <br> -BE85X: $45 \mathrm{~ns} \rightarrow 55 \mathrm{~ns}$ |

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of January, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.
(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

